Title: A 52 $\mu$W Wake-Up Receiver With $-$72 dBm Sensitivity Using an Uncertain-IF Architecture
Abstract:A dedicated wake-up receiver may be used in wireless sensor nodes to control duty cycle and reduce network latency. However, its power dissipation must be extremely low to minimize the power consumpti...A dedicated wake-up receiver may be used in wireless sensor nodes to control duty cycle and reduce network latency. However, its power dissipation must be extremely low to minimize the power consumption of the overall link. This paper describes the design of a 2 GHz receiver using a novel ldquouncertain-IFrdquo architecture, which combines MEMS-based high-Q filtering and a free-running CMOS ring oscillator as the RF LO. The receiver prototype, implemented in 90 nm CMOS technology, achieves a sensitivity of -72 dBm at 100 kbps (10 <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">-3</sup> bit error rate) while consuming just 52 muW from the 0.5 V supply.Read More
Publication Year: 2009
Publication Date: 2009-01-01
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 301
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot