Publication Information

{'id': 'https://openalex.org/W2097638950', 'doi': 'https://doi.org/10.1109/tcad.2006.882489', 'title': 'An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping', 'display_name': 'An Analytical Fringe Capacitance Model for Interconnects Using Conformal Mapping', 'publication_year': 2006, 'publication_date': '2006-12-01', 'ids': {'openalex': 'https://openalex.org/W2097638950', 'doi': 'https://doi.org/10.1109/tcad.2006.882489', 'mag': '2097638950'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/tcad.2006.882489', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S100835903', 'display_name': 'IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems', 'issn_l': '0278-0070', 'issn': ['0278-0070', '1937-4151'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5015267141', 'display_name': 'Aditya Bansal', 'orcid': 'https://orcid.org/0000-0002-2952-2385'}, 'institutions': [{'id': 'https://openalex.org/I219193219', 'display_name': 'Purdue University West Lafayette', 'ror': 'https://ror.org/02dqehb95', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I219193219']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Aditya Bansal', 'raw_affiliation_strings': ['Sch. of Electr. and Comput. Eng., Purdue Univ., West Lafayette, IN.'], 'affiliations': [{'raw_affiliation_string': 'Sch. of Electr. and Comput. Eng., Purdue Univ., West Lafayette, IN.', 'institution_ids': ['https://openalex.org/I219193219']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5111972172', 'display_name': 'Bipul C. Paul', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I1292669757', 'display_name': 'Toshiba (Japan)', 'ror': 'https://ror.org/0326v3z14', 'country_code': 'JP', 'type': 'company', 'lineage': ['https://openalex.org/I1292669757']}], 'countries': ['JP'], 'is_corresponding': False, 'raw_author_name': 'Bipul C. Paul', 'raw_affiliation_strings': ['Toshiba America Res., Inc., San Jose, CA, USA'], 'affiliations': [{'raw_affiliation_string': 'Toshiba America Res., Inc., San Jose, CA, USA', 'institution_ids': ['https://openalex.org/I1292669757']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5046257293', 'display_name': 'Kaushik Roy', 'orcid': 'https://orcid.org/0000-0003-4937-2115'}, 'institutions': [{'id': 'https://openalex.org/I219193219', 'display_name': 'Purdue University West Lafayette', 'ror': 'https://ror.org/02dqehb95', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I219193219']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Kaushik Roy', 'raw_affiliation_strings': ['School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA'], 'affiliations': [{'raw_affiliation_string': 'School of Electrical and Computer Engineering. Purdue University, West Lafayette, IN, USA', 'institution_ids': ['https://openalex.org/I219193219']}]}], 'institution_assertions': [], 'countries_distinct_count': 2, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 2.122, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 115, 'citation_normalized_percentile': {'value': 0.953286, 'is_in_top_1_percent': False, 'is_in_top_10_percent': True}, 'cited_by_percentile_year': {'min': 97, 'max': 98}, 'biblio': {'volume': '25', 'issue': '12', 'first_page': '2765', 'last_page': '2774'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10363', 'display_name': 'Low-power high-performance VLSI design', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11444', 'display_name': 'Electromagnetic Compatibility and Noise Suppression', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'VLSI and FPGA Design Techniques', 'score': 0.9986, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [], 'concepts': [{'id': 'https://openalex.org/C98214594', 'wikidata': 'https://www.wikidata.org/wiki/Q850275', 'display_name': 'Conformal map', 'level': 2, 'score': 0.9208728}, {'id': 'https://openalex.org/C30066665', 'wikidata': 'https://www.wikidata.org/wiki/Q164399', 'display_name': 'Capacitance', 'level': 3, 'score': 0.8875785}, {'id': 'https://openalex.org/C123745756', 'wikidata': 'https://www.wikidata.org/wiki/Q1665949', 'display_name': 'Interconnection', 'level': 2, 'score': 0.7953565}, {'id': 'https://openalex.org/C206755178', 'wikidata': 'https://www.wikidata.org/wiki/Q1131271', 'display_name': 'Capacitive sensing', 'level': 2, 'score': 0.6829711}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.4549555}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.3883978}, {'id': 'https://openalex.org/C184720557', 'wikidata': 'https://www.wikidata.org/wiki/Q7825049', 'display_name': 'Topology (electrical circuits)', 'level': 2, 'score': 0.35137105}, {'id': 'https://openalex.org/C192562407', 'wikidata': 'https://www.wikidata.org/wiki/Q228736', 'display_name': 'Materials science', 'level': 0, 'score': 0.34848922}, {'id': 'https://openalex.org/C121332964', 'wikidata': 'https://www.wikidata.org/wiki/Q413', 'display_name': 'Physics', 'level': 0, 'score': 0.30162674}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.24999705}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.21841484}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.19932947}, {'id': 'https://openalex.org/C2524010', 'wikidata': 'https://www.wikidata.org/wiki/Q8087', 'display_name': 'Geometry', 'level': 1, 'score': 0.19812644}, {'id': 'https://openalex.org/C17525397', 'wikidata': 'https://www.wikidata.org/wiki/Q176140', 'display_name': 'Electrode', 'level': 2, 'score': 0.07719466}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.057952344}, {'id': 'https://openalex.org/C62520636', 'wikidata': 'https://www.wikidata.org/wiki/Q944', 'display_name': 'Quantum mechanics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/tcad.2006.882489', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S100835903', 'display_name': 'IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems', 'issn_l': '0278-0070', 'issn': ['0278-0070', '1937-4151'], 'is_oa': False, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310319808', 'host_organization_name': 'Institute of Electrical and Electronics Engineers', 'host_organization_lineage': ['https://openalex.org/P4310319808'], 'host_organization_lineage_names': ['Institute of Electrical and Electronics Engineers'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'display_name': 'Affordable and clean energy', 'id': 'https://metadata.un.org/sdg/7', 'score': 0.5}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 30, 'referenced_works': ['https://openalex.org/W1519917150', 'https://openalex.org/W1560077125', 'https://openalex.org/W1607716758', 'https://openalex.org/W1949906741', 'https://openalex.org/W2070111044', 'https://openalex.org/W2103724541', 'https://openalex.org/W2105943231', 'https://openalex.org/W2106480951', 'https://openalex.org/W2108368155', 'https://openalex.org/W2113807783', 'https://openalex.org/W2117054657', 'https://openalex.org/W2117330264', 'https://openalex.org/W2119081900', 'https://openalex.org/W2119385613', 'https://openalex.org/W2124408948', 'https://openalex.org/W2125788370', 'https://openalex.org/W2126924619', 'https://openalex.org/W2128177057', 'https://openalex.org/W2133742211', 'https://openalex.org/W2139181536', 'https://openalex.org/W2141373060', 'https://openalex.org/W2142804191', 'https://openalex.org/W2142992648', 'https://openalex.org/W2144037455', 'https://openalex.org/W2148906965', 'https://openalex.org/W2151492243', 'https://openalex.org/W2153568106', 'https://openalex.org/W2156408184', 'https://openalex.org/W2171652615', 'https://openalex.org/W4256112829'], 'related_works': ['https://openalex.org/W4386858602', 'https://openalex.org/W4292622326', 'https://openalex.org/W2505169246', 'https://openalex.org/W2348740411', 'https://openalex.org/W2337947459', 'https://openalex.org/W2126912594', 'https://openalex.org/W2118205267', 'https://openalex.org/W2051563071', 'https://openalex.org/W1988444705', 'https://openalex.org/W1966596465'], 'abstract_inverted_index': {'An': [0], 'analytical': [1], 'model': [2, 33, 54, 70], 'is': [3], 'proposed': [4, 69], 'to': [5, 31, 43, 57], 'compute': [6, 58], 'the': [7, 34, 45, 50, 59, 79, 86], 'fringe': [8, 47], 'capacitance': [9], 'between': [10], 'two': [11], 'nonoverlapping': [12], 'interconnects': [13], 'in': [14, 84], 'different': [15, 35], 'layers': [16], 'using': [17, 65], 'a': [18, 53], 'conformal': [19], 'mapping': [20], 'technique.': [21], 'With': [22], 'this': [23], 'technique,': [24, 52], 'electric': [25], 'field': [26], 'lines': [27], 'are': [28, 40], 'geometrically': [29], 'approximated': [30], 'separately': [32], 'capacitive': [36], 'components.': [37], 'These': [38], 'components': [39], 'finally': [41], 'combined': [42], 'obtain': [44], 'equivalent': [46], 'capacitance.': [48], 'Using': [49], 'aforementioned': [51], 'was': [55], 'developed': [56], 'capacitances': [60, 88], 'of': [61], 'typical': [62], 'interconnect': [63, 87], 'geometries': [64], 'technology-dependent': [66], 'parameters.': [67], 'The': [68], 'closely': [71], 'matches': [72], 'with': [73], 'FASTCAP': [74], 'results': [75], 'and': [76, 82], 'significantly': [77], 'reduces': [78], 'computational': [80], 'complexity': [81], 'time': [83], 'calculating': [85]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2097638950', 'counts_by_year': [{'year': 2024, 'cited_by_count': 7}, {'year': 2023, 'cited_by_count': 5}, {'year': 2022, 'cited_by_count': 5}, {'year': 2021, 'cited_by_count': 3}, {'year': 2020, 'cited_by_count': 6}, {'year': 2019, 'cited_by_count': 4}, {'year': 2018, 'cited_by_count': 3}, {'year': 2017, 'cited_by_count': 9}, {'year': 2016, 'cited_by_count': 8}, {'year': 2015, 'cited_by_count': 8}, {'year': 2014, 'cited_by_count': 10}, {'year': 2013, 'cited_by_count': 11}, {'year': 2012, 'cited_by_count': 12}], 'updated_date': '2024-12-11T11:26:21.249435', 'created_date': '2016-06-24'}