Title: Lightweight implementation of the POSIX threads API for an on-chip MIPS multiprocessor with VCI interconnect
Abstract: This paper relates our experience in designing from scratch a multi-threaded kernel for a MIPS R3000 on-chip multiprocessor. We briefly present the target architecture build around a VCI compliant interconnect, and the CPU characteristics. Then we focus on the implementation of part of the POSIX 1003.1b and 1003.1c standards. We conclude this case study by simulation results obtained by cycle true simulation of an MJPEG video decoder application on the multiprocessor using several scheduler organizations and architectural parameters.
Publication Year: 2003
Publication Date: 2003-12-22
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 36
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot