Title: Design and Implementation of a Simplified Turbo Decoder for 3GPP2
Abstract: In this paper a VLSI architecture for a configurable turbo decoder, compliant with the 3GPP2 standard is presented. A simple modification of the conventional iterative structure of a turbo decoder is presented, where one of the constituent interleavers can be eliminated, allowing an important reduction in the overall complexity of the turbo decoder with no performance degradations. Performance analysis is highlighted vis \`a vis a fixed point reference model. In addition, results of the overall architecture with the sliding window approach and implemented on an Alter a device is shown.
Publication Year: 2011
Publication Date: 2011-11-01
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 2
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot