Title: Optimization of side gate length and side gate voltage for sub-100-nm double-gate MOSFET
Abstract: In this paper, we have investigated double gate (DG) MOSFET structure, which has main gate (MG) and two side gates (SG). We know that optimum side gate voltage for each side gate length is about 2V in the main gate 50nm. Also, we know that optimum side gate length for each main gate length is 70nm above. DG MOSFET shows a small threshold voltage (V<sub>th</sub>) roll-off. From the I-V characteristics, we obtained I<sub>Dsat</sub>=510μA/μm at V<sub>MG</sub>=V<sub>DS</sub>=1.5V and V<sub>SG</sub>=3.0V for DG MOSFET with the main gate length of 50nm and the side gate length of 70nm. The subthreshold slope is 86mV/decade, transconductance is 111μA/V and DIBL (Drain Induced Barrier Lowering) is 51.3mV. Then, we have investigated the advantage of this structure for the application to multi-input NAND gate logic. Also, we have presented that TCAD simulator is suitable for device simulation.
Publication Year: 2002
Publication Date: 2002-11-01
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot