Title: <title>Dense Non-Binary Arithmetic With I2L Multi-Valued Logic</title>
Abstract: In digital signal processing a great majority of repetitive operations are arithmetic in the form of sum of products. Specialized parallel arithmetic hardware such as multiplier, multiple argument adder, etc. are being developed for this application. With the availability of multivalued logic gates , it becomes feasible to implement non-binary arithmetic which leads to denser hardware. Theoretical bounds on the complexity in non-binary arithmetic are compared to binary ones. A brief description of the quaternary I<sup>2</sup>L family precedes design examples of arithmetic operators in radix 4. Single component complex arithmetic operations in balanced base 3 are mentioned. Operators in GF (4) and in the extension fields are also shown, as possible tools in number theoretic transforms N. T. T.
Publication Year: 1978
Publication Date: 1978-12-08
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot