Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W192554265', 'doi': 'https://doi.org/10.1007/978-1-4615-5139-3_12', 'title': 'Logic Design Using Modules', 'display_name': 'Logic Design Using Modules', 'publication_year': 1999, 'publication_date': '1999-01-01', 'ids': {'openalex': 'https://openalex.org/W192554265', 'doi': 'https://doi.org/10.1007/978-1-4615-5139-3_12', 'mag': '192554265'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-1-4615-5139-3_12', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463937', 'display_name': 'Springer eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310319965', 'host_organization_name': 'Springer Nature', 'host_organization_lineage': ['https://openalex.org/P4310319965'], 'host_organization_lineage_names': ['Springer Nature'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book-chapter', 'type_crossref': 'book-chapter', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5063438852', 'display_name': 'Tsutomu Sasao', 'orcid': 'https://orcid.org/0009-0009-2556-5386'}, 'institutions': [{'id': 'https://openalex.org/I207014233', 'display_name': 'Kyushu Institute of Technology', 'ror': 'https://ror.org/02278tr80', 'country_code': 'JP', 'type': 'education', 'lineage': ['https://openalex.org/I207014233']}], 'countries': ['JP'], 'is_corresponding': True, 'raw_author_name': 'Tsutomu Sasao', 'raw_affiliation_strings': ['Kyushu Institute of Technology'], 'affiliations': [{'raw_affiliation_string': 'Kyushu Institute of Technology', 'institution_ids': ['https://openalex.org/I207014233']}]}], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5063438852'], 'corresponding_institution_ids': ['https://openalex.org/I207014233'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 56}, 'biblio': {'volume': None, 'issue': None, 'first_page': '263', 'last_page': '288'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Software Verification and Control', 'score': 0.8782, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Software Verification and Control', 'score': 0.8782, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/temporal-logic', 'display_name': 'Temporal Logic', 'score': 0.514461}], 'concepts': [{'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.60632116}, {'id': 'https://openalex.org/C162454741', 'wikidata': 'https://www.wikidata.org/wiki/Q173359', 'display_name': 'Logic family', 'level': 4, 'score': 0.5935363}, {'id': 'https://openalex.org/C206274596', 'wikidata': 'https://www.wikidata.org/wiki/Q1063837', 'display_name': 'Programmable logic device', 'level': 2, 'score': 0.4888596}, {'id': 'https://openalex.org/C28449271', 'wikidata': 'https://www.wikidata.org/wiki/Q6667469', 'display_name': 'Logic optimization', 'level': 4, 'score': 0.48098433}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.4710334}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.4362327}, {'id': 'https://openalex.org/C94375191', 'wikidata': 'https://www.wikidata.org/wiki/Q11205', 'display_name': 'Arithmetic', 'level': 1, 'score': 0.43331045}, {'id': 'https://openalex.org/C198521697', 'wikidata': 'https://www.wikidata.org/wiki/Q7142438', 'display_name': 'Pass transistor logic', 'level': 4, 'score': 0.41277194}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.3869451}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.24021018}, {'id': 'https://openalex.org/C81843906', 'wikidata': 'https://www.wikidata.org/wiki/Q173156', 'display_name': 'Digital electronics', 'level': 3, 'score': 0.21817428}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.21655664}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.1773614}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.1465345}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.13675442}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.07689926}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-1-4615-5139-3_12', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463937', 'display_name': 'Springer eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310319965', 'host_organization_name': 'Springer Nature', 'host_organization_lineage': ['https://openalex.org/P4310319965'], 'host_organization_lineage_names': ['Springer Nature'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W4252227487', 'https://openalex.org/W2526300902', 'https://openalex.org/W2197466303', 'https://openalex.org/W2170504327', 'https://openalex.org/W2139569078', 'https://openalex.org/W2121963733', 'https://openalex.org/W2098419840', 'https://openalex.org/W2016936938', 'https://openalex.org/W1905312773', 'https://openalex.org/W1553855433'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W192554265', 'counts_by_year': [], 'updated_date': '2024-08-22T06:22:24.819700', 'created_date': '2016-06-24'}