Title: Challenges in low-power microprocessor design
Abstract: This paper addresses the challenge of controlling power dissipation in the microprocessor domain. System level power management architectures have helped control chip-set and peripheral power substantially. But the consequence is that the CPUs are now the power limiters, especially in the mobile domain. This paper addresses two challenges in power reduction of high-performance CPUs. First we indicate areas of maximum impact in power efficient design strategies for high-performance microprocessors. Then we address the issue of power benchmarking in the context of system design and power reduction.
Publication Year: 2002
Publication Date: 2002-12-23
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 7
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot