Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W1572063519', 'doi': None, 'title': 'A Logic-Timing Extractor from Transistor Schematic', 'display_name': 'A Logic-Timing Extractor from Transistor Schematic', 'publication_year': 1991, 'publication_date': '1991-01-01', 'ids': {'openalex': 'https://openalex.org/W1572063519', 'mag': '1572063519'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://www.dbpia.co.kr/Article/NODE00392525', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306419911', 'display_name': 'International Conference on VLSI and CAD', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5100366488', 'display_name': 'Yong Jae Lee', 'orcid': 'https://orcid.org/0000-0003-0297-3116'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Yong Jae Lee', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5054913454', 'display_name': 'In Ho Moon', 'orcid': None}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'In Ho Moon', 'raw_affiliation_strings': [], 'affiliations': []}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5064124579', 'display_name': 'Sun Young Hwang', 'orcid': 'https://orcid.org/0000-0002-0511-2111'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'Sun Young Hwang', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 0, 'institutions_distinct_count': 0, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 53}, 'biblio': {'volume': '2', 'issue': None, 'first_page': '135', 'last_page': '138'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9964, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9964, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 0.9942, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9851, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/schematic', 'display_name': 'Schematic', 'score': 0.8825224}, {'id': 'https://openalex.org/keywords/statistical-timing-analysis', 'display_name': 'Statistical Timing Analysis', 'score': 0.639394}, {'id': 'https://openalex.org/keywords/extractor', 'display_name': 'Extractor', 'score': 0.5858575}, {'id': 'https://openalex.org/keywords/power-optimization', 'display_name': 'Power Optimization', 'score': 0.554865}, {'id': 'https://openalex.org/keywords/graph-partitioning', 'display_name': 'Graph Partitioning', 'score': 0.536721}, {'id': 'https://openalex.org/keywords/approximate-computing', 'display_name': 'Approximate Computing', 'score': 0.53081}, {'id': 'https://openalex.org/keywords/cmos-design', 'display_name': 'CMOS Design', 'score': 0.525146}], 'concepts': [{'id': 'https://openalex.org/C192328126', 'wikidata': 'https://www.wikidata.org/wiki/Q4514647', 'display_name': 'Schematic', 'level': 2, 'score': 0.8825224}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.603742}, {'id': 'https://openalex.org/C117978034', 'wikidata': 'https://www.wikidata.org/wiki/Q5422192', 'display_name': 'Extractor', 'level': 2, 'score': 0.5858575}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.53878033}, {'id': 'https://openalex.org/C172385210', 'wikidata': 'https://www.wikidata.org/wiki/Q5339', 'display_name': 'Transistor', 'level': 3, 'score': 0.46758556}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.46397477}, {'id': 'https://openalex.org/C198521697', 'wikidata': 'https://www.wikidata.org/wiki/Q7142438', 'display_name': 'Pass transistor logic', 'level': 4, 'score': 0.45765483}, {'id': 'https://openalex.org/C162454741', 'wikidata': 'https://www.wikidata.org/wiki/Q173359', 'display_name': 'Logic family', 'level': 4, 'score': 0.42253652}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.34671107}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.33027795}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.15419668}, {'id': 'https://openalex.org/C165801399', 'wikidata': 'https://www.wikidata.org/wiki/Q25428', 'display_name': 'Voltage', 'level': 2, 'score': 0.14108506}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.12661463}, {'id': 'https://openalex.org/C21880701', 'wikidata': 'https://www.wikidata.org/wiki/Q2144042', 'display_name': 'Process engineering', 'level': 1, 'score': 0.092855304}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://www.dbpia.co.kr/Article/NODE00392525', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306419911', 'display_name': 'International Conference on VLSI and CAD', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': None, 'host_organization_name': None, 'host_organization_lineage': [], 'host_organization_lineage_names': [], 'type': 'conference'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2271116296', 'https://openalex.org/W2264992301', 'https://openalex.org/W2257535085', 'https://openalex.org/W2245423698', 'https://openalex.org/W2224926665', 'https://openalex.org/W2219556454', 'https://openalex.org/W2214055881', 'https://openalex.org/W2204290387', 'https://openalex.org/W2202208091', 'https://openalex.org/W2201868937', 'https://openalex.org/W2199569907', 'https://openalex.org/W2198994212', 'https://openalex.org/W2197864408', 'https://openalex.org/W2196939801', 'https://openalex.org/W2166303902', 'https://openalex.org/W1940557835', 'https://openalex.org/W1905107306', 'https://openalex.org/W1899348246', 'https://openalex.org/W1897578320', 'https://openalex.org/W1584247138'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W1572063519', 'counts_by_year': [], 'updated_date': '2024-09-16T16:56:43.189119', 'created_date': '2016-06-24'}