Get quick answers to your questions about the article from our AI researcher chatbot
{'id': 'https://openalex.org/W12081373', 'doi': 'https://doi.org/10.1007/978-3-642-95432-0_7', 'title': 'Optimizing Synchronous Circuitry by Retiming (Preliminary Version)', 'display_name': 'Optimizing Synchronous Circuitry by Retiming (Preliminary Version)', 'publication_year': 1983, 'publication_date': '1983-01-01', 'ids': {'openalex': 'https://openalex.org/W12081373', 'doi': 'https://doi.org/10.1007/978-3-642-95432-0_7', 'mag': '12081373'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-642-95432-0_7', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463937', 'display_name': 'Springer eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310319965', 'host_organization_name': 'Springer Nature', 'host_organization_lineage': ['https://openalex.org/P4310319965'], 'host_organization_lineage_names': ['Springer Nature'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'book-chapter', 'type_crossref': 'book-chapter', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5027618658', 'display_name': 'Charles E. Leiserson', 'orcid': 'https://orcid.org/0000-0001-6386-5552'}, 'institutions': [{'id': 'https://openalex.org/I63966007', 'display_name': 'Massachusetts Institute of Technology', 'ror': 'https://ror.org/042nb2s44', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I63966007']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Charles E. Leiserson', 'raw_affiliation_strings': ['Laboratory for Computer Science, Massachusetts Institute of Technology, 02139, Cambridge, Massachusetts, USA'], 'affiliations': [{'raw_affiliation_string': 'Laboratory for Computer Science, Massachusetts Institute of Technology, 02139, Cambridge, Massachusetts, USA', 'institution_ids': ['https://openalex.org/I63966007']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5033610376', 'display_name': 'Flavio M. Rose', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I63966007', 'display_name': 'Massachusetts Institute of Technology', 'ror': 'https://ror.org/042nb2s44', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I63966007']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'Flavio M. Rose', 'raw_affiliation_strings': ['Laboratory for Computer Science, Massachusetts Institute of Technology, 02139, Cambridge, Massachusetts, USA'], 'affiliations': [{'raw_affiliation_string': 'Laboratory for Computer Science, Massachusetts Institute of Technology, 02139, Cambridge, Massachusetts, USA', 'institution_ids': ['https://openalex.org/I63966007']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5063870821', 'display_name': 'James B. Saxe', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I74973139', 'display_name': 'Carnegie Mellon University', 'ror': 'https://ror.org/05x2bcf33', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I74973139']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'James B. Saxe', 'raw_affiliation_strings': ['Department of Computer Science, Carnegie-Mellon University, 15213, Pittsburgh, Pennsylvania, USA'], 'affiliations': [{'raw_affiliation_string': 'Department of Computer Science, Carnegie-Mellon University, 15213, Pittsburgh, Pennsylvania, USA', 'institution_ids': ['https://openalex.org/I74973139']}]}], 'countries_distinct_count': 1, 'institutions_distinct_count': 2, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 17.674, 'has_fulltext': False, 'cited_by_count': 356, 'citation_normalized_percentile': {'value': 0.997162, 'is_in_top_1_percent': True, 'is_in_top_10_percent': True}, 'cited_by_percentile_year': {'min': 99, 'max': 100}, 'biblio': {'volume': None, 'issue': None, 'first_page': '87', 'last_page': '116'}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9992, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 0.9992, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 0.9983, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10142', 'display_name': 'Formal Methods in Software Verification and Control', 'score': 0.9905, 'subfield': {'id': 'https://openalex.org/subfields/1703', 'display_name': 'Computational Theory and Mathematics'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/retiming', 'display_name': 'Retiming', 'score': 0.931332}, {'id': 'https://openalex.org/keywords/combinational-logic', 'display_name': 'Combinational logic', 'score': 0.5885633}, {'id': 'https://openalex.org/keywords/power-optimization', 'display_name': 'Power Optimization', 'score': 0.548055}, {'id': 'https://openalex.org/keywords/statistical-timing-analysis', 'display_name': 'Statistical Timing Analysis', 'score': 0.544807}, {'id': 'https://openalex.org/keywords/graph-partitioning', 'display_name': 'Graph Partitioning', 'score': 0.524438}, {'id': 'https://openalex.org/keywords/temporal-logic', 'display_name': 'Temporal Logic', 'score': 0.509647}, {'id': 'https://openalex.org/keywords/sequential-logic', 'display_name': 'Sequential logic', 'score': 0.4941168}], 'concepts': [{'id': 'https://openalex.org/C41112130', 'wikidata': 'https://www.wikidata.org/wiki/Q2146175', 'display_name': 'Retiming', 'level': 2, 'score': 0.931332}, {'id': 'https://openalex.org/C81409106', 'wikidata': 'https://www.wikidata.org/wiki/Q76505', 'display_name': 'Combinational logic', 'level': 3, 'score': 0.5885633}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.50874096}, {'id': 'https://openalex.org/C187075797', 'wikidata': 'https://www.wikidata.org/wiki/Q173245', 'display_name': 'Sequential logic', 'level': 3, 'score': 0.4941168}, {'id': 'https://openalex.org/C132525143', 'wikidata': 'https://www.wikidata.org/wiki/Q141488', 'display_name': 'Graph', 'level': 2, 'score': 0.47379443}, {'id': 'https://openalex.org/C42196554', 'wikidata': 'https://www.wikidata.org/wiki/Q1186179', 'display_name': 'Synchronous circuit', 'level': 4, 'score': 0.46854603}, {'id': 'https://openalex.org/C41045048', 'wikidata': 'https://www.wikidata.org/wiki/Q202843', 'display_name': 'Linear programming', 'level': 2, 'score': 0.43478024}, {'id': 'https://openalex.org/C28449271', 'wikidata': 'https://www.wikidata.org/wiki/Q6667469', 'display_name': 'Logic optimization', 'level': 4, 'score': 0.4196591}, {'id': 'https://openalex.org/C11413529', 'wikidata': 'https://www.wikidata.org/wiki/Q8366', 'display_name': 'Algorithm', 'level': 1, 'score': 0.39595664}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.35642785}, {'id': 'https://openalex.org/C157922185', 'wikidata': 'https://www.wikidata.org/wiki/Q173198', 'display_name': 'Logic synthesis', 'level': 3, 'score': 0.28241724}, {'id': 'https://openalex.org/C131017901', 'wikidata': 'https://www.wikidata.org/wiki/Q170451', 'display_name': 'Logic gate', 'level': 2, 'score': 0.2542532}, {'id': 'https://openalex.org/C80444323', 'wikidata': 'https://www.wikidata.org/wiki/Q2878974', 'display_name': 'Theoretical computer science', 'level': 1, 'score': 0.24004367}, {'id': 'https://openalex.org/C137059387', 'wikidata': 'https://www.wikidata.org/wiki/Q426882', 'display_name': 'Clock signal', 'level': 3, 'score': 0.16558853}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C134652429', 'wikidata': 'https://www.wikidata.org/wiki/Q1052698', 'display_name': 'Jitter', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1007/978-3-642-95432-0_7', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S4306463937', 'display_name': 'Springer eBooks', 'issn_l': None, 'issn': None, 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4310319965', 'host_organization_name': 'Springer Nature', 'host_organization_lineage': ['https://openalex.org/P4310319965'], 'host_organization_lineage_names': ['Springer Nature'], 'type': 'ebook platform'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 14, 'referenced_works': ['https://openalex.org/W1509443229', 'https://openalex.org/W1543281322', 'https://openalex.org/W1662114873', 'https://openalex.org/W1666015432', 'https://openalex.org/W1967575124', 'https://openalex.org/W1993323467', 'https://openalex.org/W2022980325', 'https://openalex.org/W2087236465', 'https://openalex.org/W2125690626', 'https://openalex.org/W2125712182', 'https://openalex.org/W2146757344', 'https://openalex.org/W2148631003', 'https://openalex.org/W2150688419', 'https://openalex.org/W2270500761'], 'related_works': ['https://openalex.org/W818963952', 'https://openalex.org/W4248668797', 'https://openalex.org/W4239677039', 'https://openalex.org/W2499931839', 'https://openalex.org/W2184164187', 'https://openalex.org/W2125651818', 'https://openalex.org/W2111485030', 'https://openalex.org/W1984491986', 'https://openalex.org/W1962819162', 'https://openalex.org/W1939541994'], 'abstract_inverted_index': None, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W12081373', 'counts_by_year': [{'year': 2024, 'cited_by_count': 1}, {'year': 2023, 'cited_by_count': 3}, {'year': 2022, 'cited_by_count': 3}, {'year': 2021, 'cited_by_count': 4}, {'year': 2020, 'cited_by_count': 2}, {'year': 2018, 'cited_by_count': 4}, {'year': 2016, 'cited_by_count': 2}, {'year': 2015, 'cited_by_count': 2}, {'year': 2014, 'cited_by_count': 2}, {'year': 2013, 'cited_by_count': 3}, {'year': 2012, 'cited_by_count': 3}], 'updated_date': '2024-08-31T12:34:47.005529', 'created_date': '2016-06-24'}