Publication Information

{'id': 'https://openalex.org/W2892685229', 'doi': 'https://doi.org/10.1109/imcec.2018.8469284', 'title': 'Design and Implementation of High-Speed Data Transmission Scheme Between FPGA Boards Based on Virtex ‐7 Series', 'display_name': 'Design and Implementation of High-Speed Data Transmission Scheme Between FPGA Boards Based on Virtex ‐7 Series', 'publication_year': 2018, 'publication_date': '2018-05-01', 'ids': {'openalex': 'https://openalex.org/W2892685229', 'doi': 'https://doi.org/10.1109/imcec.2018.8469284', 'mag': '2892685229'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/imcec.2018.8469284', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5074115837', 'display_name': 'Jian Zhang', 'orcid': 'https://orcid.org/0000-0003-1344-8085'}, 'institutions': [{'id': 'https://openalex.org/I170215575', 'display_name': 'National University of Defense Technology', 'ror': 'https://ror.org/05d2yfz11', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I170215575']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'Jian Zhang', 'raw_affiliation_strings': ['School of Electronic Science and Technology, National University of Defense Technology, Changsha, China'], 'affiliations': [{'raw_affiliation_string': 'School of Electronic Science and Technology, National University of Defense Technology, Changsha, China', 'institution_ids': ['https://openalex.org/I170215575']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5104669313', 'display_name': 'Qianqiang Lin', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I170215575', 'display_name': 'National University of Defense Technology', 'ror': 'https://ror.org/05d2yfz11', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I170215575']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'Qianqiang Lin', 'raw_affiliation_strings': ['School of Electronic Science and Technology, National University of Defense Technology, Changsha, China'], 'affiliations': [{'raw_affiliation_string': 'School of Electronic Science and Technology, National University of Defense Technology, Changsha, China', 'institution_ids': ['https://openalex.org/I170215575']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5100333755', 'display_name': 'Yue Zhang', 'orcid': 'https://orcid.org/0000-0002-7786-0231'}, 'institutions': [{'id': 'https://openalex.org/I170215575', 'display_name': 'National University of Defense Technology', 'ror': 'https://ror.org/05d2yfz11', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I170215575']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'Yue Zhang', 'raw_affiliation_strings': ['School of Electronic Science and Technology, National University of Defense Technology, Changsha, China'], 'affiliations': [{'raw_affiliation_string': 'School of Electronic Science and Technology, National University of Defense Technology, Changsha, China', 'institution_ids': ['https://openalex.org/I170215575']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5101406276', 'display_name': 'Zengping Chen', 'orcid': 'https://orcid.org/0000-0002-3722-0651'}, 'institutions': [{'id': 'https://openalex.org/I170215575', 'display_name': 'National University of Defense Technology', 'ror': 'https://ror.org/05d2yfz11', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I170215575']}], 'countries': ['CN'], 'is_corresponding': False, 'raw_author_name': 'Zengping Chen', 'raw_affiliation_strings': ['School of Electronic Science and Technology, National University of Defense Technology, Changsha, China'], 'affiliations': [{'raw_affiliation_string': 'School of Electronic Science and Technology, National University of Defense Technology, Changsha, China', 'institution_ids': ['https://openalex.org/I170215575']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.817, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 4, 'citation_normalized_percentile': {'value': 0.543877, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 77, 'max': 79}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and Data Acquisition', 'score': 0.8858, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T12941', 'display_name': 'Embedded Systems and Data Acquisition', 'score': 0.8858, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.8686, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13292', 'display_name': 'Design and Implementation of Embedded Systems', 'score': 0.8307, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/virtex', 'display_name': 'Virtex', 'score': 0.6477932}, {'id': 'https://openalex.org/keywords/high-speed-data-transmission', 'display_name': 'High-Speed Data Transmission', 'score': 0.621708}, {'id': 'https://openalex.org/keywords/application-specific-integrated-circuit', 'display_name': 'Application-specific integrated circuit', 'score': 0.60249907}, {'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.572645}, {'id': 'https://openalex.org/keywords/system-level-design', 'display_name': 'System-Level Design', 'score': 0.534466}, {'id': 'https://openalex.org/keywords/interface', 'display_name': 'Interface (matter)', 'score': 0.5159667}, {'id': 'https://openalex.org/keywords/dataflow-programming-languages', 'display_name': 'Dataflow Programming Languages', 'score': 0.511689}, {'id': 'https://openalex.org/keywords/data-acquisition', 'display_name': 'Data Acquisition', 'score': 0.504737}], 'concepts': [{'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.8925592}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7791361}, {'id': 'https://openalex.org/C761482', 'wikidata': 'https://www.wikidata.org/wiki/Q118093', 'display_name': 'Transmission (telecommunications)', 'level': 2, 'score': 0.6519816}, {'id': 'https://openalex.org/C2777674469', 'wikidata': 'https://www.wikidata.org/wiki/Q20741011', 'display_name': 'Virtex', 'level': 3, 'score': 0.6477932}, {'id': 'https://openalex.org/C557945733', 'wikidata': 'https://www.wikidata.org/wiki/Q389772', 'display_name': 'Data transmission', 'level': 2, 'score': 0.62796366}, {'id': 'https://openalex.org/C77390884', 'wikidata': 'https://www.wikidata.org/wiki/Q217302', 'display_name': 'Application-specific integrated circuit', 'level': 2, 'score': 0.60249907}, {'id': 'https://openalex.org/C77618280', 'wikidata': 'https://www.wikidata.org/wiki/Q1155772', 'display_name': 'Scheme (mathematics)', 'level': 2, 'score': 0.5952357}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.52270424}, {'id': 'https://openalex.org/C113843644', 'wikidata': 'https://www.wikidata.org/wiki/Q901882', 'display_name': 'Interface (matter)', 'level': 4, 'score': 0.5159667}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.47863975}, {'id': 'https://openalex.org/C2780385302', 'wikidata': 'https://www.wikidata.org/wiki/Q367158', 'display_name': 'Protocol (science)', 'level': 3, 'score': 0.41644388}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.33938342}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.11945075}, {'id': 'https://openalex.org/C76155785', 'wikidata': 'https://www.wikidata.org/wiki/Q418', 'display_name': 'Telecommunications', 'level': 1, 'score': 0.07034832}, {'id': 'https://openalex.org/C142724271', 'wikidata': 'https://www.wikidata.org/wiki/Q7208', 'display_name': 'Pathology', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C134306372', 'wikidata': 'https://www.wikidata.org/wiki/Q7754', 'display_name': 'Mathematical analysis', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C157915830', 'wikidata': 'https://www.wikidata.org/wiki/Q2928001', 'display_name': 'Bubble', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C129307140', 'wikidata': 'https://www.wikidata.org/wiki/Q6795880', 'display_name': 'Maximum bubble pressure method', 'level': 3, 'score': 0.0}, {'id': 'https://openalex.org/C71924100', 'wikidata': 'https://www.wikidata.org/wiki/Q11190', 'display_name': 'Medicine', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C204787440', 'wikidata': 'https://www.wikidata.org/wiki/Q188504', 'display_name': 'Alternative medicine', 'level': 2, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/imcec.2018.8469284', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'id': 'https://metadata.un.org/sdg/9', 'score': 0.57, 'display_name': 'Industry, innovation and infrastructure'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W2984236338', 'https://openalex.org/W2546284597', 'https://openalex.org/W2544043553', 'https://openalex.org/W2540393334', 'https://openalex.org/W2390042878', 'https://openalex.org/W2376218453', 'https://openalex.org/W2348562861', 'https://openalex.org/W2062932566', 'https://openalex.org/W1983570530', 'https://openalex.org/W1485756991'], 'abstract_inverted_index': {'In': [0, 31], 'large-scale': [1], 'ASIC': [2], 'or': [3], 'engineering': [4], 'design,': [5], 'the': [6, 42, 45, 48, 51, 55, 63, 73, 90, 93, 98, 113], 'resources': [7], 'of': [8, 11, 29, 44, 50, 78, 115], 'a': [9], 'piece': [10], 'FPGA': [12, 19], 'are': [13], 'limited.': [14], 'Developers': [15], 'often': [16], 'need': [17], 'multiple': [18, 27], 'collaborative': [20], 'work,': [21], 'which': [22, 109], 'involves': [23], 'data': [24, 37, 46, 56, 65, 75, 116], 'transmission': [25, 38, 57, 66, 76, 117], 'between': [26], 'blocks': [28], 'FPGA.': [30, 119], 'this': [32], 'paper,': [33], 'we': [34], 'design': [35, 96], 'three': [36, 102], 'schemes': [39], 'according': [40], 'to': [41], 'size': [43], 'and': [47, 72, 97, 107], 'speed': [49], 'data.': [52], 'That': [53], 'is': [54, 87], 'scheme': [58, 67, 77, 86], 'based': [59, 68, 81], 'on': [60, 69, 82], 'LVDS': [61], 'interface,': [62], 'high-speed': [64], 'Aurora': [70, 79], 'protocol': [71, 80], 'highspeed': [74], 'DDR3': [83], 'SDRAM.': [84], 'Each': [85], 'introduced': [88], 'from': [89], 'principle': [91], 'analysis,': [92], 'state': [94], 'machine': [95], 'result': [99], 'presentation.': [100], 'These': [101], 'methods': [103], 'have': [104], 'been': [105], 'verified': [106], 'used,': [108], 'can': [110], 'basically': [111], 'achieve': [112], 'requirement': [114], 'within': [118]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2892685229', 'counts_by_year': [{'year': 2022, 'cited_by_count': 1}, {'year': 2021, 'cited_by_count': 1}, {'year': 2020, 'cited_by_count': 2}], 'updated_date': '2024-09-18T20:03:30.919839', 'created_date': '2018-10-05'}