Publication Information

{'id': 'https://openalex.org/W2384568480', 'doi': None, 'title': 'Design and Implement an IP-Core for Multiplex Data Bus 1553B', 'display_name': 'Design and Implement an IP-Core for Multiplex Data Bus 1553B', 'publication_year': 2007, 'publication_date': '2007-01-01', 'ids': {'openalex': 'https://openalex.org/W2384568480', 'mag': '2384568480'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTotal-DZQJ200701088.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764514301', 'display_name': 'Dianzi qijian', 'issn_l': '1005-9490', 'issn': ['1005-9490'], 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4320800744', 'host_organization_name': 'Southeast University', 'host_organization_lineage': ['https://openalex.org/P4320800744'], 'host_organization_lineage_names': ['Southeast University'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'journal-article', 'indexed_in': [], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5015063174', 'display_name': 'Huayun Li', 'orcid': 'https://orcid.org/0000-0002-9033-8819'}, 'institutions': [{'id': 'https://openalex.org/I82880672', 'display_name': 'Beihang University', 'ror': 'https://ror.org/00wk2mp56', 'country_code': 'CN', 'type': 'education', 'lineage': ['https://openalex.org/I82880672']}], 'countries': ['CN'], 'is_corresponding': True, 'raw_author_name': 'LI Hua-yun', 'raw_affiliation_strings': ['Faculty 601,Beijing University of Aeronautics and Astronautics,Beijing 100083,China)'], 'affiliations': [{'raw_affiliation_string': 'Faculty 601,Beijing University of Aeronautics and Astronautics,Beijing 100083,China)', 'institution_ids': ['https://openalex.org/I82880672']}]}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': ['https://openalex.org/A5015063174'], 'corresponding_institution_ids': ['https://openalex.org/I82880672'], 'apc_list': None, 'apc_paid': None, 'fwci': 0.0, 'has_fulltext': False, 'cited_by_count': 0, 'citation_normalized_percentile': {'value': 0.0, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 0, 'max': 63}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T13293', 'display_name': 'Fault Diagnosis in Complex Systems', 'score': 0.9977, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T13293', 'display_name': 'Fault Diagnosis in Complex Systems', 'score': 0.9977, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T12810', 'display_name': 'Real-Time Simulation Technologies for Power Systems', 'score': 0.9873, 'subfield': {'id': 'https://openalex.org/subfields/2207', 'display_name': 'Control and Systems Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T13292', 'display_name': 'Design and Implementation of Embedded Systems', 'score': 0.981, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/verilog', 'display_name': 'Verilog', 'score': 0.61217743}, {'id': 'https://openalex.org/keywords/built-in-test-(bit)', 'display_name': 'Built-In Test (BIT)', 'score': 0.51401}, {'id': 'https://openalex.org/keywords/data-link-layer', 'display_name': 'Data link layer', 'score': 0.50503594}, {'id': 'https://openalex.org/keywords/interface', 'display_name': 'Interface (matter)', 'score': 0.4378984}], 'concepts': [{'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7294705}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.64143836}, {'id': 'https://openalex.org/C2779030575', 'wikidata': 'https://www.wikidata.org/wiki/Q827773', 'display_name': 'Verilog', 'level': 3, 'score': 0.61217743}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.52480876}, {'id': 'https://openalex.org/C136321198', 'wikidata': 'https://www.wikidata.org/wiki/Q2377054', 'display_name': 'System bus', 'level': 2, 'score': 0.5228256}, {'id': 'https://openalex.org/C192835768', 'wikidata': 'https://www.wikidata.org/wiki/Q194134', 'display_name': 'Data link layer', 'level': 4, 'score': 0.50503594}, {'id': 'https://openalex.org/C113843644', 'wikidata': 'https://www.wikidata.org/wiki/Q901882', 'display_name': 'Interface (matter)', 'level': 4, 'score': 0.4378984}, {'id': 'https://openalex.org/C2780385302', 'wikidata': 'https://www.wikidata.org/wiki/Q367158', 'display_name': 'Protocol (science)', 'level': 3, 'score': 0.43136334}, {'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.38413754}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.33039102}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.18529472}, {'id': 'https://openalex.org/C19247436', 'wikidata': 'https://www.wikidata.org/wiki/Q192727', 'display_name': 'Physical layer', 'level': 3, 'score': 0.14458033}, {'id': 'https://openalex.org/C555944384', 'wikidata': 'https://www.wikidata.org/wiki/Q249', 'display_name': 'Wireless', 'level': 2, 'score': 0.079818845}, {'id': 'https://openalex.org/C71924100', 'wikidata': 'https://www.wikidata.org/wiki/Q11190', 'display_name': 'Medicine', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C204787440', 'wikidata': 'https://www.wikidata.org/wiki/Q188504', 'display_name': 'Alternative medicine', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C157915830', 'wikidata': 'https://www.wikidata.org/wiki/Q2928001', 'display_name': 'Bubble', 'level': 2, 'score': 0.0}, {'id': 'https://openalex.org/C142724271', 'wikidata': 'https://www.wikidata.org/wiki/Q7208', 'display_name': 'Pathology', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C129307140', 'wikidata': 'https://www.wikidata.org/wiki/Q6795880', 'display_name': 'Maximum bubble pressure method', 'level': 3, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'http://en.cnki.com.cn/Article_en/CJFDTotal-DZQJ200701088.htm', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S2764514301', 'display_name': 'Dianzi qijian', 'issn_l': '1005-9490', 'issn': ['1005-9490'], 'is_oa': False, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/P4320800744', 'host_organization_name': 'Southeast University', 'host_organization_lineage': ['https://openalex.org/P4320800744'], 'host_organization_lineage_names': ['Southeast University'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'score': 0.43, 'display_name': 'Industry, innovation and infrastructure', 'id': 'https://metadata.un.org/sdg/9'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 0, 'referenced_works': [], 'related_works': ['https://openalex.org/W3111437440', 'https://openalex.org/W2992437343', 'https://openalex.org/W2929315493', 'https://openalex.org/W2860072101', 'https://openalex.org/W2767078431', 'https://openalex.org/W2547066694', 'https://openalex.org/W2390904125', 'https://openalex.org/W2383817495', 'https://openalex.org/W2371515288', 'https://openalex.org/W2357980850', 'https://openalex.org/W2351290412', 'https://openalex.org/W2349294417', 'https://openalex.org/W2348841921', 'https://openalex.org/W2185812533', 'https://openalex.org/W2122392738', 'https://openalex.org/W2113762316', 'https://openalex.org/W2048766933', 'https://openalex.org/W1632034164', 'https://openalex.org/W1486185062', 'https://openalex.org/W1004189109'], 'abstract_inverted_index': {'Architecture,': [0], 'implementation': [1], 'and': [2, 91, 134], 'fault': [3], 'tolerant': [4], 'design': [5], 'method': [6], 'of': [7], 'a': [8, 100], 'proprietary': [9], 'intellectual': [10], 'property': [11], '(IP)': [12], 'core': [13, 26, 82, 109], 'for': [14], 'implementing': [15], 'MIL-STD-1553B': [16], 'protocol': [17], 'on': [18, 38, 55, 70, 87], 'field': [19, 40], 'programmable': [20, 41], 'devices': [21], 'is': [22], 'discussed.': [23], 'The': [24, 125], 'IP': [25, 81, 108], 'was': [27], 'coded': [28], 'with': [29, 63, 137], 'Verilog': [30], 'hardwre': [31], 'description': [32], 'language.': [33], 'It': [34], 'can': [35, 83, 135], 'be': [36], 'implemented': [37], 'any': [39, 120], 'device': [42], 'containing': [43], 'more': [44], 'than': [45], '100,000': [46], 'equivalent': [47], 'gates.': [48], 'Previous': [49], 'research': [50], 'works': [51], 'are': [52], 'usually': [53], 'based': [54], 'embedded': [56], 'processor': [57, 61], 'or': [58, 123], 'digital': [59], 'signal': [60], '(DSP)': [62], 'their': [64], 'bus': [65], 'interface': [66], 'chips': [67], 'performing': [68], 'tasks': [69, 86], 'data': [71, 88], 'link': [72, 89], 'layer.': [73], 'Different': [74], 'from': [75], 'those': [76], 'previous': [77], 'work,': [78], 'the': [79, 107, 111, 130, 138], 'proposed': [80], 'automatically': [84], 'accomplish': [85], 'layer': [90, 93], 'transport': [92], 'after': [94], 'initiation.': [95], 'In': [96, 105], 'addition,': [97], 'it': [98], 'has': [99], 'bulid-in': [101], 'self': [102], 'testing': [103], 'feature.': [104], 'experiment,': [106], 'replaced': [110], 'chip': [112], 'UT1553B': [113], 'BCRTM': [114], 'made': [115], 'by': [116], 'Aeroflex/UTMC': [117], 'without': [118], 'modifying': [119], 'other': [121], 'hardware': [122], 'software.': [124], 'experiment': [126], 'results': [127], 'show': [128], 'that': [129], 'system': [131], 'perform': [132], 'well': [133], 'accord': [136], 'protocol.': [139]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2384568480', 'counts_by_year': [], 'updated_date': '2024-09-23T23:13:18.147397', 'created_date': '2016-06-24'}