Title: Design and implementation of FPGA based high-speed bus for control system
Abstract: The system architecture of high-speed bus was studied to improve the control system communication speed and efficiency.A FPGA based high-speed bus applied in control system was designed and implemented,which is high real-time,high throughput,easy to expand and so on.The physical layer was based on multipoint-low-voltage differential signaling(M-LVDS) standard to achieve 256 Mbps serial communication.Multi-path optimization selection network redundancy through real-time link state maintenance was used in data link layer to ensure reliable communications while maximizing bandwidth utilization.The design was implemented on Xilinx XC3S400A FPGA and actual tests were done.Results show that communication speed and real-time performance are improved significantly compared with the current mainstream bus of control system,and the needs of upper applications are met to the greatest degree.
Publication Year: 2011
Publication Date: 2011-12-08
Language: en
Type: article
Access and Citation
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot