Publication Information

{'id': 'https://openalex.org/W2117789146', 'doi': 'https://doi.org/10.1109/cicc.1998.695023', 'title': 'Schematic driven module generation for analog circuits with performance optimization and matching considerations', 'display_name': 'Schematic driven module generation for analog circuits with performance optimization and matching considerations', 'publication_year': 2002, 'publication_date': '2002-11-27', 'ids': {'openalex': 'https://openalex.org/W2117789146', 'doi': 'https://doi.org/10.1109/cicc.1998.695023', 'mag': '2117789146'}, 'language': 'en', 'primary_location': {'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/cicc.1998.695023', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}, 'type': 'article', 'type_crossref': 'proceedings-article', 'indexed_in': ['crossref'], 'open_access': {'is_oa': False, 'oa_status': 'closed', 'oa_url': None, 'any_repository_has_fulltext': False}, 'authorships': [{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5074389797', 'display_name': 'R. Naiknaware', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I72951846', 'display_name': 'Washington State University', 'ror': 'https://ror.org/05dk0ce17', 'country_code': 'US', 'type': 'education', 'lineage': ['https://openalex.org/I72951846']}], 'countries': ['US'], 'is_corresponding': False, 'raw_author_name': 'R. Naiknaware', 'raw_affiliation_strings': ['Sch. of Electr. Eng. & Comput. Sci.,, Washington State Univ., Pullman, WA, USA'], 'affiliations': [{'raw_affiliation_string': 'Sch. of Electr. Eng. & Comput. Sci.,, Washington State Univ., Pullman, WA, USA', 'institution_ids': ['https://openalex.org/I72951846']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5015514585', 'display_name': 'T.S. Fiez', 'orcid': 'https://orcid.org/0000-0003-3596-2472'}, 'institutions': [], 'countries': [], 'is_corresponding': False, 'raw_author_name': 'T. Fiez', 'raw_affiliation_strings': [], 'affiliations': []}], 'institution_assertions': [], 'countries_distinct_count': 1, 'institutions_distinct_count': 1, 'corresponding_author_ids': [], 'corresponding_institution_ids': [], 'apc_list': None, 'apc_paid': None, 'fwci': 0.397, 'has_fulltext': True, 'fulltext_origin': 'ngrams', 'cited_by_count': 2, 'citation_normalized_percentile': {'value': 0.322432, 'is_in_top_1_percent': False, 'is_in_top_10_percent': False}, 'cited_by_percentile_year': {'min': 64, 'max': 68}, 'biblio': {'volume': None, 'issue': None, 'first_page': None, 'last_page': None}, 'is_retracted': False, 'is_paratext': False, 'primary_topic': {'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, 'topics': [{'id': 'https://openalex.org/T11522', 'display_name': 'Design and Optimization of Field-Programmable Gate Arrays and Application-Specific Integrated Circuits', 'score': 1.0, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T11032', 'display_name': 'Very Large Scale Integration Testing', 'score': 0.9999, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10363', 'display_name': 'Low-Power VLSI Circuit Design and Optimization', 'score': 0.9998, 'subfield': {'id': 'https://openalex.org/subfields/2208', 'display_name': 'Electrical and Electronic Engineering'}, 'field': {'id': 'https://openalex.org/fields/22', 'display_name': 'Engineering'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}], 'keywords': [{'id': 'https://openalex.org/keywords/schematic', 'display_name': 'Schematic', 'score': 0.8983252}, {'id': 'https://openalex.org/keywords/cmos-design', 'display_name': 'CMOS Design', 'score': 0.55063}, {'id': 'https://openalex.org/keywords/analogue-electronics', 'display_name': 'Analogue electronics', 'score': 0.5251032}, {'id': 'https://openalex.org/keywords/analog-circuit-fault-diagnosis', 'display_name': 'Analog Circuit Fault Diagnosis', 'score': 0.510725}], 'concepts': [{'id': 'https://openalex.org/C192328126', 'wikidata': 'https://www.wikidata.org/wiki/Q4514647', 'display_name': 'Schematic', 'level': 2, 'score': 0.8983252}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.7092296}, {'id': 'https://openalex.org/C165064840', 'wikidata': 'https://www.wikidata.org/wiki/Q1321061', 'display_name': 'Matching (statistics)', 'level': 2, 'score': 0.6377359}, {'id': 'https://openalex.org/C29074008', 'wikidata': 'https://www.wikidata.org/wiki/Q174925', 'display_name': 'Analogue electronics', 'level': 3, 'score': 0.5251032}, {'id': 'https://openalex.org/C134146338', 'wikidata': 'https://www.wikidata.org/wiki/Q1815901', 'display_name': 'Electronic circuit', 'level': 2, 'score': 0.5070207}, {'id': 'https://openalex.org/C24326235', 'wikidata': 'https://www.wikidata.org/wiki/Q126095', 'display_name': 'Electronic engineering', 'level': 1, 'score': 0.43372732}, {'id': 'https://openalex.org/C119599485', 'wikidata': 'https://www.wikidata.org/wiki/Q43035', 'display_name': 'Electrical engineering', 'level': 1, 'score': 0.21788472}, {'id': 'https://openalex.org/C127413603', 'wikidata': 'https://www.wikidata.org/wiki/Q11023', 'display_name': 'Engineering', 'level': 0, 'score': 0.1512905}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.10475832}, {'id': 'https://openalex.org/C105795698', 'wikidata': 'https://www.wikidata.org/wiki/Q12483', 'display_name': 'Statistics', 'level': 1, 'score': 0.0}], 'mesh': [], 'locations_count': 1, 'locations': [{'is_oa': False, 'landing_page_url': 'https://doi.org/10.1109/cicc.1998.695023', 'pdf_url': None, 'source': None, 'license': None, 'license_id': None, 'version': None, 'is_accepted': False, 'is_published': False}], 'best_oa_location': None, 'sustainable_development_goals': [{'display_name': 'Affordable and clean energy', 'score': 0.49, 'id': 'https://metadata.un.org/sdg/7'}], 'grants': [], 'datasets': [], 'versions': [], 'referenced_works_count': 6, 'referenced_works': ['https://openalex.org/W2119319474', 'https://openalex.org/W2140823559', 'https://openalex.org/W2146519106', 'https://openalex.org/W2151538019', 'https://openalex.org/W2160235668', 'https://openalex.org/W4243003428'], 'related_works': ['https://openalex.org/W4380988671', 'https://openalex.org/W4241196849', 'https://openalex.org/W3154683910', 'https://openalex.org/W3134543635', 'https://openalex.org/W2921318524', 'https://openalex.org/W2377571686', 'https://openalex.org/W2375192119', 'https://openalex.org/W2359532622', 'https://openalex.org/W1925657225', 'https://openalex.org/W1846734616'], 'abstract_inverted_index': {'A': [0], 'technology': [1], 'independent': [2, 81], 'correct-by-construction': [3], 'module': [4, 82], 'generation': [5], 'for': [6, 51, 67], 'analog': [7, 16], 'circuits': [8], 'is': [9, 83], 'described.': [10], 'The': [11, 39], 'designer': [12], 'selects': [13], 'an': [14], 'arbitrary': [15], 'circuit': [17, 74], 'partition': [18], 'in': [19, 87, 97], 'the': [20, 23, 26, 45, 59, 61, 72, 88, 91, 100], 'schematic,': [21], 'and': [22, 54, 90], 'procedure': [24], 'generates': [25], 'corresponding': [27], 'layout': [28], 'as': [29, 44], 'a': [30, 76, 106], 'optimal': [31], 'stack': [32], 'of': [33, 58, 99], 'transistors': [34], 'with': [35, 49], 'complete': [36], 'intra-module': [37], 'connectivity.': [38], 'matching': [40], 'requirements': [41], 'are': [42, 64, 94, 103], 'used': [43], 'primary': [46], 'constraint': [47], 'along': [48], 'considerations': [50], 'parasitics,': [52], 'aspect-ratio,': [53], 'area.': [55], 'For': [56], 'each': [57, 98], 'modules,': [60], 'port': [62], 'structures': [63], 'also': [65], 'created': [66], 'simplified': [68], 'routing.': [69], 'Corresponding': [70], 'to': [71], 'selected': [73], 'partition,': [75], 'fully': [77], 'parameterized': [78], 'design': [79, 92], 'rule': [80], 'generated.': [84], 'Any': [85], 'changes': [86], 'schematic': [89], 'rules': [93], 'automatically': [95], 'reflected': [96], 'modules.': [101], 'Results': [102], 'demonstrated': [104], 'through': [105], 'test': [107], 'chip.': [108]}, 'cited_by_api_url': 'https://api.openalex.org/works?filter=cites:W2117789146', 'counts_by_year': [], 'updated_date': '2024-09-24T00:51:19.596076', 'created_date': '2016-06-24'}