Title: Next generation CoreConnect/spl trade/ processor local bus architecture
Abstract: The CoreConnect/spl trade/ next generation Processor Local Bus is a new, advanced technology bus architecture from IBM. This new bus architecture is substantially improved over previous generations, continuing its performance and feature leadership in high performance, open SOC buses. CoreConnect/spl trade/ is targeted for high performance embedded applications in wired and wireless communications, networking, storage, and pervasive applications. This architecture provides SOC designers with a low power, high performance on-chip bus with server-class capabilities for single and multiple processors.
Publication Year: 2003
Publication Date: 2003-08-27
Language: en
Type: article
Indexed In: ['crossref']
Access and Citation
Cited By Count: 32
AI Researcher Chatbot
Get quick answers to your questions about the article from our AI researcher chatbot